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Programming of optical array logic. 2: Numerical data
processing based on pattern logic
Jun Tanida, Masaki Fukui, and Yoshiki Ichioka
A new technique for space-variant processing with optical array logic and a new concept for parallel processing
called pattern logic are proposed. Optical array logic is a technique for achieving any parallel neighborhood
operation by simple coding, optical correlation, and parallel OR operation. Using pattern logic, various kinds
of parallel processing can be realized, which can be implemented by optical array logic. Several kinds of
numerical data processing are presented to verify the capability of pattern logic.
1. Introduction
Specialized algorithms are required for parallel com-
putation on an optical computing system using the
excellent capabilities of optical parallel processing.
Optical processing has the capability of performing
massively parallel computation, making good use of
the inherent nature of light propagation. However,
direct photon control is difficult, so that an optical
computing system should be designed on a different
basis from that of electronic computers. One reason-
able architecture is that composed of a large number of
simple processors capable of using the parallel nature
of light propagation. In such a system, designing and
executing operational procedures differ from those in
electronic computers. Thus a new concept is required
to use the optical computing system effectively.
One promising concept for optical parallel process-
ing is coded pattern processing in which data to be
processed are converted into patterns in images, which
are processed with operations for the images. Since
pattern manipulation is required as a basic operation
for 2-D data, the coding technique is useful to increase
the usable field of optical parallel processing. Coded
pattern processing has many advantages such as flexi-
bility and capability of parallel manipulation for a
large amount of data.
Several techniques have been proposed to imple-
ment coded pattern processing. Symbolic substitu-
tion1 provides a generalized concept of coded pattern
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processing. Whereas several practical procedures
have been developed with symbolic substitution,2 3 we
aim to achieve coded pattern processing through an-
other approach, i.e., using optical array logic (OAL).4-7
OAL is a technique for parallel neighborhood opera-
tions by simple coding, optical correlation, and parallel
processing. OAL can be executed effectively with the
OPALS (optical parallel array logic system).8-10 How-
ever, OAL is a SIMD (single instruction stream multi-
data flow) system, so that its field of use is restricted.
Thus, we have considered one approach to break
through the limitation.
In this paper we propose a new technique for space-
variant processing with OAL and a new concept for
parallel processing called pattern logic (PTL). In Sec.
II we explain OAL and space-variant processing by
OAL. In Sec. III we describe the concept of PTL and
its implementation method by OAL. In Sec. IV we
demonstrate some kinds of numerical processing to
verify the capabilities of PTL. In Sec. V the possibili-
ty of data-driven processing is presented. In Sec. VI
we discuss the computational advantages of our ap-
proach.
II. OAL and Space-Variant Processing
OAL is a technique to achieve any parallel neighbor-
hood operation for two 2-D binary data.6 7 Figure 1
shows the processing procedures of OAL. Two binary
images to be processed are encoded according to the
coding rule shown in Fig. 1 and converted into a coded
image. The coded image is separately correlated with
different operation kernels. The individual correlat-
ed images are spatially sampled at one-pixel size inter-
vals (double the structural cell size) in the vertical and
the horizontal directions. Parallel NAND (exactly, OR
for data expressed by negative logic) operation for all
the sampled images provides the result of a parallel
neighborhood operation.
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Fig. 1. Processing procedures of OAL for a parallel neighborhood
operation including coding rule.
The features of OAL are as follows:
(1) Any parallel neighborhood operations can be
designed, described, and executed systematically.
(2) Since OAL has a close relationship to both array
logic1 and cellular logic12 in electronics, their pro-
gramming resources can be used in programming OAL.
(3) SIMD type of parallel processing is achieved.
Although the third feature is attractive for global or
space-invariant processing, e.g., some kinds of image
processing,5 it restricts the usefulness of OAL. For
example, when multibit numerical data processing is
attempted, localized or space-variant processing is re-
quired, which cannot be achieved by the original pro-
cedure of OAL. Although many bit-plane memories
enable us to execute such processing,13 we have devised
a technique for space-variant processing with OAL to
extend the application field of OAL.
The fundamental of the technique is that one of the
2-D inputs of OAL is used for data to be processed and
the other is used for the selector of the operation to be
executed. When OAL is considered as a system with
two inputs and one output, it is regarded as a space-
invariant system. However, if one of the inputs is
assigned to the selector of operation, OAL is regarded
as a space-variant system with one input and one out-
put. Therefore, using the one 2-D input image for the
selector, space-variant processing can be achieved with
OAL.
Using logical expression, the parallel neighborhood
operation by OAL is written as follows7 :
K L L
Ci = 7 1 fmn;k(ai+mj+nbi+mj+n), (ij = 1 N), 
k=1 m=-L n=-L
where a and b mean binary data in images A and B,
respectively; subscripts denote the location of the data
in the image. Here mn;k(a,b) refers to a two-variable
binary logic function for pixels a and b; subscripts m
and n indicate the relative address of a pixel in the
neighborhood area centering on (ij); and k is an identi-
fier of product terms. and 1I denote logical sum and
logical product operators, respectively; and N, L, and
K are image size, neighborhood area size, and product
term number, respectively. Since OAL executes
SIMD processing, the same operation is used for all
Function Smbol Kernel Unit Function Symbol Kernel Unit
I *- 4 a b PP #
a b NN 4 osb UU 4
Ahb NP 4 b . 44
a 0. 44 oh a 44
a b PN 4 a I 4
aTDb EE 4 ob I 4
ab on 44 U a 44
Fig. 2. Symbols for symbolic notation of OAL.
pixels in the images. Thus Eq. (1) can be written
without specifying the pixel location, i and j,
K L L
C = E I I7 fmn,;k(annbnn)
k=1 m=-L n=-L
(2)
This abbreviation is used in this paper to describe OAL
operations.
The proposed technique for space-variant process-
ing with OAL is explained as follows: We assign image
A to the image containing the selector of operation and
image B to that containing the data. Then Eq. (2) can
be rewritten as
K
c = E Pk(a,b)Qk(b), (3)
where
L L
PG(a,b) = ri 17 Pm,n;h(am,nbmn), (4)
m=-L n=-L
L L
Qk(b) = 111 qmkn;(b.,), (5)
m=-L n=-L
fm,n;k(am,nbm,n) = Pmn;k(amnbm,n)qmn;k(bmn); (6)
p(a,b) and q(b) are also binary logic functions with two
and one variables, respectively.
In Eq. (3) evaluation of Qk(b) is valid only when
Pk(a,b) = 1. This Pk(a,b) is called a function selector,
which becomes 1 when a and b match predefined pat-
terns, respectively. Note that a and b express specific
patterns of pixels in the neighborhood area. Then
combining Pk(a,b) and Qk(b), we can select operations
by patterns of a and b, so that space-variant processing
can be achieved. The reason b is applied in the func-
tion selector is to use the value of the data for the
selecting condition.
For convenient description and intuitive compre-
hension of OAL, a symbolic notation is used, 7 in which
a neighborhood operation is expressed as follows:
[.11 .. +[ o0 ] (7)
where the symbols in the brackets denote the two-
variable binary logical functions tabulated in Fig. 2
and the underscore indicates the origin of the neigh-
borhood area (m = ,n = 0). Expression (7) denotes
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I EVE RTED-OR
c =aOObOb_1,O + aO,ObO,OblO(
In Eq. (8), if ao,0 = 1, then c = b0,o- 1,o is evaluated, or
else c = bo,0b1,o is executed. Thus ao,o and aoo work as
operation selectors, and two different operations are
selected and executed according to the value of a0,0.
To execute OAL efficiently, we have proposed the
OPALS. The OPALS is a parallel digital processing
system, and several kinds of optical implementation
have been discussed, for example, shadow-casting sys-
tem with electronic parallel feedback loop,6 multi-im-
aging system consisting of spatial light modulators and
optical flip-flop devices.8 Thus, the proposed tech-
nique for space-variant processing can be executed on
the OPALS. In other words, this technique is ad-
dressed to one of the software techniques for the
OPALS, which offers the means to execute space-vari-
ant processing on the OPALS.
The limitation of this method is the number of dif-
ferent operations to be executed. With a little
thought, it can be realized that any attempt to increase
the kinds of operations results in complication of the
logical operation expressed in Eq. (3), i.e., increase of
the product terms. In OAL, a product term corre-
sponds to a sequence of correlations with an operation
kernel (shown in Fig. 1), so that many sequences are
required for such a complicated operation and the
performance of OAL is significantly reduced. There-
fore, the proposed method is only useful when the
number of kinds of operation is few, i.e., MSIMD
(multisingle instruction stream multidata flow) pro-
cessing.
Ill. Concept of PTL
PTL is a concept of parallel processing in which
information is expressed as a coded pattern and pro-
cessed by space-variant neighborhood operations.
Figure 3 shows a conceptual diagram of PTL. In PTL,
objects to be processed may have different data types,
e.g., numerical data, character data. One object is
coded into a binary data pattern and placed in the data
plane. Every pixel in the data pattern has its own
attribute pattern indicating its data type in the attri-
bute plane. Both data and attribute patterns may be
placed at an arbitrary location in the planes if the
location of a pixel in the data plane corresponds to that
of the origin of its attribute pattern. Many object
patterns can be placed in a processing plane as long as
the patterns do not overlap.
Here, we define the terminology for the pattern log-
ic. A 2-D image used in PTL is called a processing
plane and identified as a data plane or an attribute
plane according to its use. A pixel is a primitive ele-
ment of the processing plane. A set of localized pixels
can express various kinds of information. We refer to
the localized pixels as an object pattern, which is spe-
cifically called a data pattern (on a data plane) or an
attribute pattern (on an attribute plane). An attri-
bute pattern is defined for every pixel in a data pat-
tern, so that every pixel in a data pattern has its own
attribute pattern as shown in Fig. 4. The projected
Obe t
Objects Data & Attribute Data & AttributePatterns Planes
Fig. 3. Schematic diagram of pattern logic. Objects to be pro-
cessed are converted into pixel patterns and placed in image planes.
They are processed using parallel neighborhood operations.
Overlaid
Attribute Pattern
Fig. 4. Data and attribute patterns. An attribute is defined for
each pixel in a data pattern. The projected pattern of all attribute
patterns is called an overlaid attribute pattern.
pattern of all attribute patterns is called an overlaid
attribute pattern, and the pixels other than object
patterns are called background pixels.
Processing in PTL is executed by space-variant
neighborhood operations for the data patterns. The
attribute pattern works as a tag assigning the opera-
tion to be executed to the pixel, namely, pixels with the
same attribute pattern are processed by the identical
operation. Then, even if various types of data are
mixed in the data plane, they can be processed by
different operations according to their attribute pat-
terns. After the processing the data patterns are de-
coded into the original form of information such as
numerical data or character data and so on.
PTL can be implemented by OAL with the tech-
nique for space-variant processing described in Sec. II.
The data plane and attribute plane of PTL are as-
signed to two input images of OAL and the attribute
pattern corresponds to the function selector. Thus
the data patterns and the attribute patterns are places
in images B and A, respectively. To program PTL, Eq.
(3) is used. After the programming, PTL is executed
according to the OAL procedure shown in Fig. 1.
Thus, the OPALS can effectively execute PTL.
The advantage of PTL is that a large amount of data,
which may be different types of data, can be collective-
ly processed without care for its location and type.
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Fig. 5. Data structure for N-bit signed integers. For two-operand
operation, two patterns are placed side by side. Fig. 6. Data flow in the OPALS. Algorithms presented in this
paper are assumed to be processed according to this data flow.
Since each data point has its own information of what
operation is applied to it, the PTL programmer does
not care about the absolute location of the data. This
becomes significant as the degree of parallelism in-
creases, namely, in a massively parallel system, much
effort is needed to calculate the addresses of data to be
processed. In an electronic computer, a memory man-
aging unit executes this troublesome task and the pro-
grammer usually does not worry about the memory
address. However, if PTL is used with the OPALS,
such a memory management mechanism can be sim-
plified and more efficient parallel processing can be
expected.
The limitation of PTL is the number of data types
because of the limitation of OAL as discussed in Sec. II.
However, some kinds of processing do not require so
many data types and can effectively derive the capabil-
ities of PTL as discussed below.
IV. Numerical Data Processing with Ph
To verify the capabilities of PTL, some kinds of
numerical data processing are attempted. Numerical
data are assumed to be N-bit signed integers and coded
by strip patterns as shown in Fig. 5. The signed num-
ber is represented by twos complement. For a two-
operand operation, the strip patterns are placed side
by side in the processing plane. The data flow of the
processing is assumed to be the same as that of the
OPALS as shown in Fig. 6. A feedback loop is formed
in the OPALS for efficient use of the system hardware;
the output of the system is used as one of the system
inputs at the successive processing stage.
Note that each algorithm consists of several process-
ing steps. In this paper, we use the term step for a
functional block of an algorithm and stage for each
iteration of OAL.
A. Addition and Subtraction
One of the basic and important numerical opera-
tions is addition. When two N-bit signed integers,
x xNlxN 2 ... ) and yyNlyN 2 ... Y(2), are ad-
dends, addition is achieved by the following algo-
rithm':
(1) Execute the sum operation
Si= i i
and the carry operation
ci+ = xiYi,
for i = 0 to N - 1 in parallel, where si and ci denote the
ith bit of the sum and the carry, respectively; ( is an
XOR operator.
(a) without Pattern
Degeneracy
Data & Attribute
Patterns
(b) with Pattern
Degeneracy
Fig. 7. Attribute patterns for addition and their pattern degenera-
cy; data arrangements (a) without pattern degeneracy and (b) with
pattern degeneracy.
(2) Substitute S:sN-l sN-2 . s and
c:cN~lcN~2 ... c(2) for x and y, respectively.(3) Repeat steps 1 and 2 until x becomes zero (maxi-
mum N iteration); then y provides the result.
In this algorithm two kinds of operation, sum and
carry, are used. Referring to Eqs. (9) and (10) and to
the data arrangement in Fig. 5, we can obtain the
following neighborhood operations:
S(b) = b@,0 bo, 0 , (11)
C(b) = bbjwi. (12)
These operations can be executed simultaneously with
PTL.
Two attribute patterns are designed as shown in Fig.
7, which are used for the attribute patterns of xis and
ys. While the attribute patterns consist of two pixels,
they can be meshed without affecting the spacing of
the data patterns and provide one overlaid attribute
pattern as shown in Fig. 7. This is regarded as a sort of
pattern degeneracy, which is useful for saving space in
processing planes.
To detect the above attribute patterns, two opera-
tions are designed as operation selectors:
Ps(a,b) = a0,0 a. 1,0, (13)
Pc(a,b) = a00al0 (14)
Then the neighborhood operation to be executed is
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(10)
c = Ps(a,b)S(b) + Pc(a,b)C(b)
= a0,0a_ ,O(bOO  b-1,o) + aOa1,(b0,1b1,1)
= aObOOa_1,Ob_1,O + a,0alb_1,0
+ aO,Oa1,ObOb1,D. (15)
This operation is developed into the sum of products
for the symbolic notation. 7 Thus the following sym-
bolic notation is obtained:
..., .. ......." ...
1 0 0 1 .... .::::. :
(alflddends (b) Data Plane
.. .... .. .. ..
':': : _ ..   ...:: :: 
.... .... .... ...
(:::: Atrbt Plane
(16)1- 01 .. + .. 00 .. + 1. i1 -
L-- -- -- l-- -- -. L-- 0. .12
The advantage of the symbolic notation is that the
operation kernels to be used in OAL can be generated
using the rule in Fig. 2, namely,
I I I II I I I I
,, I I 11 (17)
are generated from Eq. (16). Using these operation
kernels in the procedure of Fig. 1 and repeating the
procedure, we can execute the parallel addition.
Figure 8 shows a simulated result of addition; two
addends (a) are converted into the data object in the
data plane (b), where the bit data of 1 and 0 are ex-
pressed by pixels with 1 and 0 values, respectively.
Background pixels have 0 value. Figure 8(c) is the
overlaid attribute pattern in the attribute plane. The
data and attribute planes are coded into a coded image
in OAL [Fig 8(d)], correlated with the above operation
kernels [Figs. 8(e)-(g)], and spatially sampled [Figs.
8(h)-(j)]. A NAND operation for the sampled images
provides the result of Eq. (15) [Fig. 8(k)], which is used
as the data plane at the next stage. Repeating this
sequence we can execute addition. Figures 8(l)-(n)
show the results of Eq. (15) at individual processing
stages. After four iterations, the result of the addition
is obtained as Fig. 8(o).
While the above processing is for a data pair, two
matrices can be added with the same procedure. Fig-
ure 9 shows the result of matrix addition. Addends X
and Y are matrices of 7-bit signed integers and coded
into the data plane. The attribute plane is also depict-
ed, which contains sixteen overlaid attribute patterns
corresponding to the data patterns coded from X and
Y. The results of Eq. (15) at each processing stage are
shown with labels of iteration numbers. After seven
iterations, the desired result is obtained. Subtraction
can also be implemented using the same algorithm for
addition with twos complement representation.
B. Multiplication
Multiplication requires a more complicated algo-
rithm than addition. Here we explain the abstract of
the algorithm using an example for 3-bit integers.
Multiplication is composed of two fundamental opera-
tions: conditional duplication and addition. For 3-
bit multiplication, x:x2xlx X y:y2y1yo ), the following
steps are used (Fig. 10):
(e) Corrl. Img. D
000000000000000000OOO00000000000000
(h) Sampl. Img. D
.... .. ,........... ...
... ... ... ... ..., ..
. . . . . . . . . . .. .
... . ... ... ... ..
.... ... , I.:'::':.:. 
_. .. ... .. ..
::: :: : :. .... ..... 
... ... ... , ......
.... .. . .. .. . .
1) Iteration 2
f) Corrl. mg. I
000000000000000000O0000000000000000
(i) Sampl. mg. I
(in) Iteration 3
(g) Corrn. Img. 2000000000000OOO00000000000000000000
(j) Sampl. mg. 2
;,. ........ ,...,..
(n) Iteration 4
(k) Iteration 1
1100 u
(o) Result
Fig. 8. Simulated result of addition; (a) two addends, (b) their data
plane, (c) attribute plane, (d) coded image in OAL, (e)-(g) correlated
and (h)-(j) sampled images for each product term operations in Eq.
(15), (k) result of Eq. (15) at the first iteration, (l)-(n) results of Eq.
(15) at every iteration after second, (o) final result of addition.
1 2
: 8 : l -O 
:.. 63 :.i -63 
RDDEND X
ITERATION I
2-2
32 3
MDEND 
ITERITION 2
OATR PLANE ATTRIBUTE PLRNE
ITERATION 3
ITERATION 5 ITERATION 6 ITERATION 7
Fig. 9. Simulated result of matrix add
ITERATION 4
SUM
ition.
(1) If y 0 = 1, duplicate x to the register Y located in
the data plane.
(2) If yl = 1, duplicate x to the register X also
located in the data plane with one pixel offset to the
left direction.
(3) Add the data in the registers X and Y using the
algorithm in Sec. IV.A.; then the result is obtained in
the register Y.
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Fig. 10. Processing sequence of 3-bit multiplication.
(2') If y 2 = 1, duplicate x to the register X with two
pixels offset to the left direction.
(3') Add the data in the registers X and Y; then the
result is obtained in the register Y.
For multiplication of more-bits numbers, steps 2
and 3 are repeated with appropriate offset in duplicat-
ing x.
The main problem in this processing is how to realize
the conditional duplication. For this purpose we use
attribute patterns as shown in Fig. 11. Then the fol-
lowing operation selectors are designed:
2fE a 2 j b- 2 j (n = 0),
Pn(a,b) = j=-2 (18)
a_1 jb_1 j (n = 1,2),
=-2
where Po, P1, and P2 are operation selectors used in
steps 1, 2, and 2', respectively. Equation (18) has
information of the data patterns (e.g., b-2j or b-1j), so
that conditional operation can be executed.
The duplication with shifting is expressed as follows:
b n{bn ( =1,2). (19)
where Do, D1, and D2 are operations used in steps 1, 2,
and 2', respectively. Also the identity operation,
I(b) = b 0, (20)
is used to preserve the object patterns in the data
plane.
Assuming that the pixels to which x is duplicated are
always cleared (i.e., have 0 value), we can obtain the
neighborhood operation to be executed as
Cn= Pn(a,b)Dn(b) + I(b)
2
b. 3,0 E a.2jbb 2J + b0 ,0 (n = 0),
= j=2-2 (21)
b- 2,n Ea_1jb_1 + b 0 (n = 1,2).
j=-2
Although Eq. (21) is sufficient for the processing, the
inverse form enables us to reduce the number of pro-
cessing stages.7 Then, the sequence of
( 2
|o,o-3,0 + I0,I I| (a-2i + -2i)
-2
(n = 0),
(n = 1,2),
I(b) = boo
Overlaid Attribute
Pattern for Step I
jig~7 Overlaid Attribute
Pattern for Step 2
z •Z ~ 7 .D;,: ::,,,- ; Overlaid Attribute
Pattern for Step 2-
Fig. 11. Overlaid attribute patterns for 3-bit multiplication.
is used for practical processing. Operations in Eq. (22)
are expressed by symbolic notation as follows:
.0 N NN NN NNNA
+ ..... (n = 0), (24)
_°_ .. .. ~.0...
(25)
(26)
Figure 12 shows a simulated result of multiplication
for an array form of 4-bit unsigned integers. The
figure depicts the attribute (left-hand side) and data
(right-hand side) planes at individual processing
stages. The result of a current stage is used as the data
plane at the next stage. In this processing sequence,
both operation kernels and attribute planes must be
controlled by the program. In the twentieth stage, the
desired result is obtained. Although this algorithm is
not for matrix multiplication, the techniques used here
are applicable in various other matrix operations.
V. Data-Driven Processing
In Sec. IV the system output is assumed to be fed
back to the data plane as the input at the next process-
ing stage. If the output is fed back to the attribute
plane, a sort of data-driven processing1 4 is possible.
Namely, one result of processing determines the con-
tents of the following processing, so that several pro-
cesses can proceed without control from outside the
system.
As a simple example of data-driven processing, we
design an algorithm to calculate the absolute value of a
signed integer, X:xN~lxN~ 2 ... X(. The signed integer
is assumed to be represented by twos complement.
The algorithm is as follows:
(1) If the most significant bit of x (sign bit), xN-1, is
0, set 1 to the pixels in the attribute plane correspond-
ing to x in the data plane; or else set 0 to the pixels.
(2) If the pixel in the attribute plane is 1, inverse the
value of the corresponding pixel in the data plane.
(3) If the pixel in the attribute plane is 1, set the
pattern 00...01 side by side with x.
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Multiplicand Multiplier 1. Conditional Duplication #0
2. Conditional Duplication #1
4. Addition #0-1
6. Addition #0-3
0. Conditional Duplication #2
3. Addition #0-0
5. Addition #0-2
7. Addition #0-4
9. Addition #1-0
14. Conditional Duplication #3
16. Addition #2-1
1 0. Addition #2-3
20. Final State (b) Product
11. Addition #1-1 (a) I1l. Addition #1-2
Fig. 12. Simulated result of multiplication for an array form of data. At each stage, attribute and data planes are shown at left- and right-
hand sides, respectively.
(4) If the pixel in the attribute plane is 1, execute
addition for x and the pattern 00...01. To obtain a
uniform data pattern, the addition provides the sum
and the carry upside down compared with the addition
in Sec. IV.A.
The result of each stage is fed back as the data plane
at steps other than step 1; at step 1 the result is fed
back as the attribute plane.
A simulated result is shown in Fig. 13. Figure 13
depicts the attribute and data planes at individual
stages with contents of the processing. In this pro-
cessing both attribute and data planes do not have to
be controlled from outside the system. The desired
result can be obtained for matrix data.
Extending the technique of data-driven processing,
we can effectively use the capacity of optical parallel
processing. For this purpose an extended version of
OPALS is considered. Figure 14 depicts a schematic
diagram of the extended version of OPALS. This
OPALS can execute two kinds of processing to provide
data and attribute planes at a time, and feed them back
as a data pair. The system is constructed by two
optical array logic processors. Technically, a wave-
length multiplexing techniques is used for the imple-
mentation.
VI. Discussion
OAL is regarded as an array of programmable logic
arrays, so that it is needed to justify the computational
capabilities of OAL in comparison with those of elec-
tronic implementation. Figure 15 shows a block dia-
gram equivalent to the function of one processing unit
in OAL and its optical implementation by a shadow-
casting system. In OAL, pixel data in two input im-
ages,aij, ai+lj, ... , b, bi+j, ... , are the inputs,
which are coded with the corresponding pixels, e.g., aij
and b,,. The coded signals are selected according to
the configuration signals, and the selected signals are
logically produced. Finally, the product signals are
logically summed, which will be the output of the pro-
cessing unit. In this system, the configuration signals
determine the contents of the processing.
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12. Addition #1-3 13. Addition #1-4
15. Addition #2-0
17. Addition #2-2
19. Addition #2-4
..... . ,,r.....
t 31.:: ;1 tna4 1.::s
. ...,'. ..
Input Data
2. Conditional Inverting
1. Conditional Setting 'I I' for Attribute
3. Conditional Setting '0001' for Data
5. Conditional Rddition #1
. .. 1- . . . . . . T. . , . ._
,,I : , .. , ........
IAbsIlute alue-,
Fig. 13. Simulated result of absolute-value operation.
Attribute
Optical Array
Logic Proc. #2
Optical Array
Logic Proc. #1
Output #2
Output #1
Fig. 14. Schematic diagram of the extended version of the OPALS
for pattern logic.
The processing time for the operation in the process-
ing unit is mainly determined by the time for coding,
Trd, that for selecting, rsl, and that for logical sum, TOR.
Note that the time for the logical product can be ne-
glected because it is performed by overlapping of light
signals, namely, when a dark signal is assigned to a
logical one, the overlapped signal becomes a logical one
only if all the signals to be overlapped are dark; this is
nothing but the logical product. Thus, the processing
time by OAL is estimated at 'rd + rsl + 'rOR.
The same functional unit can be implemented by
electronics, which is known as a dynamically program-
0 0
0
1
Configuration
Signals
Output
froem
Shadow-c asting
systems
(b)
Fig. 15. Processing unit of OAL: (a) block diagram and (b) an
optical implementation using a shadow-casting system.
mable logic, array. In this case its processing time is
estimated at Tcd + rsl + TrAND + TOR, where TAND is the
time for the logical product. Therefore, if red, -r5 l, and
TOR could be the same for optical and electronic imple-
mentation, OAL will be faster than the electronic by
TAND.
Whereas OAL could have an advantage in the pro-
cessing time, a more significant advantage is in data
and configuration signal communication. As shown in
Fig. 15(a), there are many signal lines in and around
the processing unit. Figure 15 depicts only one unit,
so that a huge number of signal lines are required to
construct a parallel processing system with the uits.
In OAL these signal lines are realized by optical paths
in free space, which are parallel and crosstalk-free
lines. On the other hand, the electronic method is
imposed on hard-wired communication, which causes
a serious communication problem when many process-
ing units are used and each processing unit has many
inputs. Therefore, OAL has advantages in its compu-
tational capabilities especially for massively parallel
processing.
In PTL a processing plane itself is regarded as a 2-D
register which can be accessed randomly and in paral-
lel. We estimate in Table I the required number of
pixels and the iteration for three kinds of operation.
The algorithm used in this paper is based on a ripple
carry method and is not optimal. Other useful tech-
niques, such as carry look-ahead addition, are also
available for reducing the iteration number.15
For a hardware implementation of PTL, the re-
quired size of an operation kernel and the number of
kernel units are important factors, because they deter-
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Table 1. Estimation of Required Numbers of Pixels and Iteration for
Numerical Processing
Operation Required Number Required Number
of PiHels of Iteration
Addition 2 n) n
(n-bit Signed Integer)
Multiplication 6 n n
2
+ n - 1
(n-bit Unsigned Integer)
Absolute Ualue 2 n n + 3
(n-bit Signed Integer )
Table I. Required Size of Operation Kernel and Required Number of
Kernel Units for Numerical Processing
Operation Required Size of Required Number
Operation Kernel of Kernel Units
Rddition
l n-bit Signed Integer ) 6 * 6 4
Multiplication
(n-bit Unsigned Integer) 10 * 4n-2 2n
Absolute Ualue
In-bit Signed Integer) 6 * 6 4
mine the required specifications of the optical correla-
tor for OAL. Thus we estimate their value for numeri-
cal processing (Table II). The result indicates that,
for numerical processing, a large size of operation ker-
nel is required, but the number of kernel units used is
not so many. Namely, correlation in OAL is required
to have large kernels but the number of elements in the
kernel is small. Therefore, a specific correlator for
OAL can be designed, which will be reported in a
subsequent paper.16
The extended version of the OPALS can effectively
execute PTL. In PTL information to be processed is
expressed as a set of data and attribute patterns.
Therefore, concurrent execution of OAL for both data
and attribute patterns promises effective processing.
We believe that the extended version of the OPALS is
a basic architecture for PTL.
VII. Conclusions
We have proposed a new technique for space-variant
processing with optical array logic and a new concept
for parallel processing called pattern logic. The pro-
cessing capability of pattern logic has been verified by
several kinds of numerical data processing; a possibili-
ty of data-driven processing has also been presented.
We have shown a system architecture suitable for pat-
tern logic extended from the OPALS.
We are developing effective hardware to achieve
pattern logic and constructing a systematic procedure
for programming in pattern logic.
References
1. A. Huang, "Parallal Algorithms for Optical Digital Computers,"
in Proceedings, Tenth International Optical Computing Con-
ference (MIT Press, Cambridge, 1983), pp. 13-17.
2. K.-H. Brenner, A. Huang, and N. Streibl, "Digital Optical Com-
puting with Symbolic Substitution," Appl. Opt. 25, 3054 (1986).
3. M. J. Murdocca, "Digital Optical Computing with One-Rule
Cellular Automata," Appl. Opt. 26, 682 (1987).
4. J. Tanida and Y. Ichioka, "Optical Logic Array Processor Using
Shadowgrams," J. Opt. Soc. Am. 73, 800 (1983).
5. J. Tanida and Y. Ichioka, "Optical-Logic-Array Processor Using
Shadowgrams. II. Optical Parallel Digital Image Processing,"
J. Opt. Soc. Am. A 2, 1237 (1985).
6. J. Tanida and Y. Ichioka, "Optical-Logic-Array Processor Using
Shadowgrams. III. Parallel Neighborhood Operations and an
Architecture of an Optical Digital-Computing System," J. Opt.
Soc. Am. A 2, 1245 (1985).
7. J. Tanida and Y. Ichioka, "Programming of Optical Array Logic.
1: Image Data Processing," Appl. Opt. 27, 2926 (1988).
8. J. Tanida and Y. Ichioka, "OPALS: Optical Parallel Array
Logic System," Appl. Opt. 25, 1565 (1986).
9. J. Tanida and Y. Ichioka, "Optical Parallel Array Logic System.
2: A New System Architecture without Memory Elements,"
Appl. Opt. 25, 3751 (1986).
10. J. Tanida and Y. Ichioka, "Modular Components for an Optical
Array Logic System," Appl. Opt. 26, 3954 (1987).
11. H. Fleisher and L. I. Maissel, "An Introduction to Array Logic,"
IBM J. Res. Develop. 19, 98 (1975).
12. K. Preston, Jr., and M. J. B. Duff, Modern Cellular Automata
(Plenum, New York, 1984).
13. T. J. Drabik and S. H. Lee, "Shift-Connected SIMD Array
Architectures for Digital Optical Computing Systems, with Al-
gorithms for Numerical Transforms and Partial Differential
Equations," Appl. Opt. 25, 4053 (1986).
14. K. Hwang and F. A. Briggs, Computer Architecture and Paral-
lel Processing (McGraw-Hill, New York, 1985).
15. E. Swartzlander, "Digital Optical Arithmetic," Appl. Opt. 25,
3021 (1986).
16. J. Tanida, J. Nakagawa, and Y. Ichioka, "Birefringent Encoding
and Multichannel Reflective Correlator for Optical Array
Logic," Appl. Opt. 27(1988), submitted.
0
15 July 1988 / Vol. 27, No. 14 / APPLIED OPTICS 2939
